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摘     要 
 
限幅放大器是光纤接收机中一个关键的电路器件之一。目前，国内









技术，然后采用 0.35µm 的 CMOS 工艺与器件模型来设计该限幅放大器的具
体电路,并采用 Foundry 厂家提供的 PDK（Process Design Kit）中的单元
库和版图设计规则以及 Cadence 相应的版图设计工具实际设计芯片版图。 
流片后的测试显示我们所设计的芯片基本可以替代现有的国外同速率
的限幅放大器产品。本芯片设计的创新之处在于: 1.自主设计出基于 CMOS
工艺的芯片电路； 2.采用电容补偿扩展带宽技术，首次以 0.35um 的工艺


















Limiting amplifier is one of the key parts of optical fiber receiver. At present, most of 
the high speed limiting amplifiers used in 2.5Gb/s optical fiber receivers in mainland of 
China are imported. So, to design this kind of limiting amplifiers should be of a large 
potential market. The purpose of this paper is to design a 2.5Gb/s limiting amplifier 
replacing the correspond imported products in the demand of the civil market. The limiting 
amplifier not only can be used as the post amplifier of optical fiber receiver, but also can be 
used in clock recover circuit of passive filter to restrain the variety of the clock amplitude 
which was caused by different input code styles. It also can be employed as input buffer or 
output buffer of clock circuit and data processing circuit.   
In this paper, we firstly introduce the optical communication system, optical fiber 
receiver and the principle of choosing limiting amplifier as the main amplifier of optical 
fiber receiver. And then, we analyze the key techniques for bandwidth enhancement of 
limiting amplifier. Following that, we design a CMOS circuit of the limiting amplifier and 
simulate it with 0.35µ CMOS device model. At last, we design its layout with Cadence 
EDA tools by using the cell library and design rules which are all in the PDK offered by 
foundry. Through the chipset testing , the results show that our limiting amplifier can 
replace the same velocity production imported. The innovations in our design are that: 1. 
the IC basing on CMOS technology is designed independently. 2. Applying the capacitive 
peaking bandwidth enhancement technology, it is the first time that high gain of 46dB and 
high speed of 2.5Gb/s limiting amplifier is implemented in 0.35µ technology that the 0.18µ 
technology can reach. 3. We add loss of signal detect and automatic squelch function to 
realize all the functions that the products required. 
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第一章  绪  论 






































衰减和畸变的光信号，再继续输入光纤内传输，保证良好的通信质量[ ]5 。 
 
 



















































































[ ][ ][ ]3 5 7 。目前，用于光接收机的主放大器的限幅放大器的实现大多采用高
























年国内已有用CMOS工艺来实现高速限幅放大器，文献[ ][ ][ ][ ][ ]12 13 14 15 16 中用
0.18μm CMOS工艺分别来实现 10Gb/s和 5.5Gb/s的限幅放大器，文献












大器具有重要的意义。本文的工作是采用 0.35µ CMOS 工艺设计了一款增

















Degree papers are in the “Xiamen University Electronic Theses and Dissertations Database”. Full
texts are available in the following ways: 
1. If your library is a CALIS member libraries, please log on http://etd.calis.edu.cn/ and submit
requests online, or consult the interlibrary loan department in your library. 
2. For users of non-CALIS member libraries, please mail to etd@xmu.edu.cn for delivery details.
厦
门
大
学
博
硕
士
论
文
摘
要
库
